Abstract-Two-sample phase locked loop (2S PLL) with harmonic filtering capacity is used in a non-linear control (NLC) for a current sensorless Boost power factor corrector (PFC). The objective is to provide the sensorless NLC with a PLL based zero-crossing detector (ZCD) reference to obtain a sinusoidal line current, even under harmonically distorted grid voltages, which requires a proper grid synchronization, especially in the case of weak electrical grids. The resulting line current using the proposed 2S PLL and a ZCD are compared in simulation and experimentally.
I. INTRODUCTION
The equivalent behavior of a power factor corrector (PFC), at frequencies within the current loop bandwidth, can be modeled as a loss-free resistor, whose value depends on the power supplied to the DC load. Therefore, when the grid voltage presents harmonic distortion, the current spectrum of the power converter will have, at least, the same distortion. In weak grids particularly, the total harmonic distortion of the converter current (THDi) at the point of common coupling (PCC) may reinforce the total harmonic distortion of the grid voltage (THDv) and exceed the THDv limits established by the regulations [1] , contributing to deteriorate the overall electrical power quality.
That issue gets worse when the PFC current sensor is eliminated. Then, the current controller requires the input current estimation and the harmonic voltage distortion makes it more difficult to rebuild this current or to precalculate [2] the duty cycle sequence without significant errors, so that the utility current comply with the standards, e.g. IEC 61000-3-2:2005 [3] . In order to minimize the current harmonic distortion, a modification of the digital NLC of a Boost PFC is presented. In [3] , the input current tends to be sinusoidal regardless the input voltage distortion by determining the grid frequency and phase with a high frequency counter, synchronized with a zero-crossing detector (ZCD) of the grid voltage, vg. Then, a CORDIC block generates a reference sine function. However, this technique is highly sensitive to disturbances of vg. Hence, this work, proposes the replacement of the ZCD and the CORDIC block by a PLL.
The PLLs tracks the phase of the grid voltage to synchronize the power converters connected to it [4] . The simplest structure consists of a phase detector (PD), a loop filter (LF) and a voltage-controlled oscillator (VCO). The PD compares the sinusoidal signal generated by the PLL with the captured from the grid providing an error signal, whose DC component corresponds to the phase error. The LF includes a low pass filter, typically a PI controller that attenuates the ac components of this error signal. The VCO generates a variable frequency signal that, once the PLL has locked the input signal, i.e. in steady-state, is in-phase with the grid voltage phasor, so that the average frequency matches the actual grid frequency. In the case of using a PD for single-phase PLLs based on the Park transformation, it is also necessary to include a previous stage to generate an in-quadrature signal from the instantaneous values of the grid voltage, vg,k. Among other well stablished approaches in the technical literature [5] , the two-sample PLL (2S PLL) [6] results in good phase tracking performance, while maintaining low computational burden, being appropriate for digitally controlled PFC.
In this paper, the replacement of the synchronization subsystem built with ZCD and CORDIC blocks by the 2S PLL algorithm is proposed to obtain the target low THDi current in a current-sensorless digitally controlled Boost PFC operating in sinusoidal current mode. The work is organized as follows: Section II describes the non-linear control in a current sensorless Boost PFC. Section III presents the algorithm of the 2S PLL with filtering capacity. Section IV contains the evaluation of the proposal through the simulation results. Section V presents the results of the circuit and its implementation interacting with the Hardware-in-the-loop (HiL) and the work finalizes with conclusions.
II. NLC APPLIED IN A CURRENT SENSORLESS BOOST PFC OPERATING IN SINUSOIDAL CURRENT MODE
As shown in Fig. 1 , the digital PFC controller estimates the input current, ireb, instead of measuring it, avoiding the inconveniences associated with the current sensing in this type of applications [7] . The instantaneous values of this current are calculated digitally from the values of the input, vg, and output, vo voltages of the PFC with the Boost converter and it is compared with the carrier signal to determine the switching state (ON and OFF). The equations that define the rebuilt current are described as [7] :
Rebuilding current sinθ' Fig. 1 . Diagram of the digital control in [7] .
where L is the inductance of the Boost converter, T the sampling frequency, which defines the rebuilding integration interval and depends on the resolution of the digital device used for control purposes. The term (vs) corresponds to the voltseconds across the inductor that compensates for the current estimation error.
The NLC controller is based on the comparison of a carrier signal, vm, with the input current, which in this case is ireb. The value of the simplest carrier version is expressed as 
In order to operate in sinusoidal current mode (minimum THDi), (3) is modified by subtracting the contribution of the voltage harmonics at the PCC, as shown in Fig. 1 .
III. GENERALIZED TWO-SAMPLE PLL
The 2S PLL proposed in [6] generates the quadrature signal applying finite differences around an operation point, which can be dynamically adjusted as a function of the PLL frequency '1. This is extended in this work by considering the n-th order harmonic component of the grid voltage and then, the in-quadrature signal value at instant k is generated with two samples of the grid voltage out of three consecutive sampling periods (two delays), minimizing the memory requirements of the QSG and keeping the orthogonality in the case of frequency variations results in , ,
The number of samples per period of the fundamental frequency of the grid, N, can be obtained dynamically, using the frequency estimated by the PLL, equation (5), or taking a fixed value, o= 250 rad/s, corresponding to the nominal grid frequency.
Assuming a high sampling frequency, (4) can be approached by the first term of Taylor series [6] , resulting in , ,
Since the performance of the 2S PLL in [6] deteriorates with harmonically distorted grid voltages, it is embedded within the harmonic filtering structure shown in Fig. 2 , where each Hn(z) function tracks the voltage harmonic of n order and the gains Kn are adjusted to achieve a proper overall filtering capability at ω0.
This work proposes replacing the ZCD and CORDIC blocks in Fig. 1 by the structure in Fig. 2 , Kj, j in [1, n] tuned to properly select the voltage fundamental (j=1) and the harmonics components to improve the performance of current-sensorless digitally controlled Boost PFCs operating in sinusoidal current mode. 
Substituting (4) in (7), 
Finally, assuming a high sampling frequency, (9) is approached by the first term of Taylor series, 
Each Hn(z) function tracks the voltage harmonic of n order and the gains Kn are adjusted to achieve a proper overall filtering capability at ω0. 
IV. SIMULATION RESULTS
A switched model of a current-sensorless digitally controlled single-phase Boost PFC is used to compare the performance of both the 2S PLL and the ZCD-based synchronization strategies assuming the sinusoidal current operation mode. In all simulation, the input voltage and frequency are, Vg,rms = 100 V and 50 Hz respectively, with 3% and 2% and relative phase 2 / 5  rads and 2 / 7  rads, of the 5th and 7th harmonic. The responses of the synchronization errors of both synchronization systems to harmonically distorted grid voltage are plotted in Fig. 4 . Frequency are +0.4 Hz/s, starting at 4.4 s and 49 Hz and finishing at 4.9 s. The ZCD-based strategy exhibits larger error in the transient and steady state responses, where the relative phase of the voltage harmonics results in a shifting of the ZCD output and periodic synchronization errors, while the 2S PLL-based strategy results in lower phase error peaks (below 1%). The phase errors are compared with the value (0.57ᵒ) that corresponds to the precision required in phasor measurement units (PMU) to obtain a total vector error (TVE) less than 1 % [7] . In Fig. 5 , the behavior of the analyzed algorithms under a frequency step of 2 Hz from 50 Hz to 52 Hz are presented, where the ZCDbased strategy exhibits larger error in both transient and steady state responses. Meanwhile, Fig. 6 shows the responses to a 40 % voltage dip of both synchronization strategies. The 2S PLL-based strategy results in worse phase errors during the transients, reaching a 10.5ᵒ peak phase error and a time response of 150 ms, but, in steady state, performs better than the ZCD-based strategy. Figure 7 shows the waveforms of the input current of the current-sensorless digitally controlled single-phase ideal Boost PFC in steady state using full precision signals in three cases: i) with no synchronization, ii) with the ZCD-based and iii) with the proposed strategy. The 2S-PLL results in the lowest THDi (4.3%) and, in comparison to the ZCD-based strategy, the minimization of the current estimation errors performs better (see current transitions around grid voltage zero crossings in Fig. 7 ).
V. EXPERIMENTAL RESULTS
The ZCD and 2S PLL based synchronization methods have been implemented in a Nexys 4 FPGA board from Digilent (based on Artix 7, XC7A100T-1CSG324C) and the associated computational burden is analyzed.
In Table I , a summary of the resources used in the FPGA using the Xilinx System Generator (SysGen) rapid prototyping program is presented for the strategies presented, where the ZCD and the CORDIC block require, in general, less FPGA resources than the 2S PLL with the harmonic filtering structure. The performance of both synchronization strategies applied to the Boost PFC are evaluated. Two Nexys 4 FPGA boards from Digilent (based on Artix 7, XC7A100T-1CSG324C), as shown in Fig.8 , have been used to implement the HiL and the sensorless controller independently. The parameters of the single-phase Boost PFC, implemented in one of the FPGA boards, are shown in The steady-state input current and input and output voltages of an ideal HiL version Boost PFC with no parasitic resistances are shown in Fig. 9 , using the compensation with the proposed 2S PLL, the ZCD and without any synchronization respectively. The analyzed strategies have been tested with harmonic voltage distortion. The lower values of THDi are obtained with the proposed method.
VI. CONCLUSION
The 2S PLL with a harmonic filter structure has been proposed to work in a NLC control in a current sensorless Boost PFC to obtain a line current close to sinusoidal, independent of the grid disturbances. With this proposal, the controller is less sensitive to the line voltage distortion, the current control presents a better dynamic response under harmonic distortion and improves the accuracy of the synchronization compared with the use of a ZCD. 
